- 积分
- 0
贡献0
飞刀0 FD
注册时间2015-12-16
在线时间0 小时
|
发表于 2010-11-8 08:07:19
|
显示全部楼层
When the receiver transfers the data of the receive shifter to the receive FIFO register in FIFO mode and the number
of received data reaches Rx FIFO Trigger Level, Rx interrupt is generated. If the Receive mode is in control register
(UCONn) and is selected as 1 (Interrupt request or polling mode). In the Non-FIFO mode, transferring the data of the
receive shifter to receive holding register will cause Rx interrupt under the Interrupt request and polling mode |
|